Design Verification Engineer Job Description
Design verification engineer
provides technical expertise, support, and guidance of formal verification tools and effective application of formal verification within client’s methodology and flows.
Design Verification Engineer Duties & Responsibilities
To write an effective design verification engineer job description, begin by listing detailed duties, responsibilities and expectations. We have included design verification engineer job description templates that you can modify and use.
Sample responsibilities for this position include:
Develop System Verilog based VMM/UVM test bench environment
Develop a co-simulation environment to verify between C/C++ models and RTL modules
Create testbench specifications and coverage plans Implement constrained-random sequences, agents, and environments using the UVM methodology
Developing and maintaining complex verification environments using methodologies (UVM, SV)
Writing test plans, creating test benches to execute those test plans, analyzing coverage and identifying and fixing test bench holes, running regressions and filing bug reports
Develop overall Dogfood and selfhost programs
Develop and maintain the Beta site for all intended usage
Recruit and Onboard the right participants for each feature
Maintain strict confidentiality and enforcement with the Beta community
Manage, monitor, route and reply to the Feedback Forums on the beta site where our users can discuss, report bugs and make suggestions
Design Verification Engineer Qualifications
Qualifications for a job description may include education, certification, and experience.
Licensing or Certifications for Design Verification Engineer
List any licenses or certifications required by the position: NI, EU, FCC, MCAD, LM, ISTQB, CCNA, CWNA
Education for Design Verification Engineer
Typically a job would require a certain level of education.
Employers hiring for the design verification engineer job most commonly would prefer for their future employee to have a relevant degree such as Master's and Bachelor's Degree in Computer Science, Electrical Engineering, Computer Engineering, Engineering, Electronics, Design, Education, Science, Industrial, Electronic Engineering
Skills for Design Verification Engineer
Desired skills for design verification engineer include:
Perl
System Verilog
Assertion based formal verification will be
UVM
Verilog
C
TCL
Industry standard interfaces
One of the scripting languages: Python
Formal verification methodology
Desired experience for design verification engineer includes:
Be an active Beta user to understand potential issues that users may face
MS in EE, CS, CSE with ideally/preferred 1-2 years industry experience
Background and interest in computer graphics, Direct3D, OpenGL, DirectCompute, or OpenCL a plus
BS/MS in EE, CS, CSE plus a minimum 4 years hardware design or verification experience
Experience with functional modeling using C++ and SystemC preferred
Experience with build tools including make, version control, LSF, Perl, or Ruby preferred
Design Verification Engineer Examples
1
Design Verification Engineer Job Description
Job Description Example
Our company is growing rapidly and is looking to fill the role of design verification engineer. To join our growing team, please review the list of responsibilities and qualifications.
Responsibilities for design verification engineer
- Develop verification methodology and testplan for new design
- Learn to code synthesizable RTL and two layer transactor/checker model for engaging in hardware acceleration/emulation verification platform such as Palladium and Veloce machine
- Perform RTL code coverage and functional coverage, formal analysis
- Support post silicon activities
- Develop software drivers for various features of the design
- Setup / maintain and improve IP hardware verification
- Ad-hoc support for hardware/software system testing/benchmarking
- Be responsible for defining the verification strategy and plan for the development
- Develop coverage-driven verification test plans
- Write test specifications (plans) and create directed and random test cases
Qualifications for design verification engineer
- Experience with scripting languages - Python, Perl, TCL/TK, Shell scripting
- MS in computer science, electrical engineering, mechanical engineering or equivalent experience required
- Expert in Design Verification techniques and methodologies including UVM, OVM or VMM Formality, Coverage-based Constrained-Random methodologies and Emulation
- Digital Design and HDL's such as Verilog, VHDL and System Verilog
- Scripting Languages such as Perl/tcl/Python/Gmake
- Verification of SoC's with CPU, DSP or Micro-Controller Cores
2
Design Verification Engineer Job Description
Job Description Example
Our growing company is searching for experienced candidates for the position of design verification engineer. Thank you in advance for taking a look at the list of responsibilities and qualifications. We look forward to reviewing your resume.
Responsibilities for design verification engineer
- Lead a team and perform project planning, estimation, tracking, mentoring, reviews
- Plan and conduct reviews and work with other NBIO groups
- Ensure that metrics are established to measure the IP quality
- Evaluation/review of all new or existing methods, comparing them to established procedures and standards both technical and non-technical and champion where applicable
- Develop and implement design quality control and improvement processes
- Constantly look to improve design productivity
- Manage staff career development, goal planning and day-to-day problem resolution
- Carry milestone definition on complex ASIC/SoC designs - management of "gate" criteria
- Lead pre-silicon verification activities for baseband SoC and modem subsystems
- Develop IP/subsystem/system level test bench, create tests, and necessary coverage goals based on specification to verify the implementation
Qualifications for design verification engineer
- Cellular Wireless (LTE/UMTS) or 802.11/Wi-Fi Chipset Industry experience with verified Data Path Blocks (FFT's, Filters, Demodulator, Decoder)
- C++ with the ability to understand Reference Models
- Verification of RTL Design (DO254 Level A/B) and complex FPGA modules comprising a mix of custom RTL with hard and soft vendor IP cores within a larger Architecture, using methodologies such as
- In depth experience with a standard wireless communication protocol such as 3GPP, 802.11 or Bluetooth
- Hands-on experience in using EDA formal verification tools
- Experienced in industry standard tools used for physical verification such as Mentor Calibre, Synopsys ICV
3
Design Verification Engineer Job Description
Job Description Example
Our growing company is searching for experienced candidates for the position of design verification engineer. Thank you in advance for taking a look at the list of responsibilities and qualifications. We look forward to reviewing your resume.
Responsibilities for design verification engineer
- DV environment development in SV/UVM and SV/C
- Write evaluation and data collecting software using ATE in Python, C or other languages
- Interface to software, architecture, design teams, end user to understand functionality and application
- Define the verification and validation strategy for the design as a function of its architecture, the expected use cases, the technology the limitations of the tools and the schedule constraints
- Develop, debug, and modify test environments and test cases for different platforms (RTL, Emulation, FPGA, silicon)
- Code testcases in an appropriate language and debug these test cases on the design models (RTL, Power aware RTL, Gates, Power aware gates, FPGA, Emulation platform) and on silicon
- Work with design and software teams to debug and correct issues or identify workaround
- Determine the quality of the verification and validation by defining coverage goals and methods for measuring these goals
- Perform pre-certification tests as required for standard interfaces
- Liaising with designers to ensure DFM/DFT principles are observed
Qualifications for design verification engineer
- Includes protocol coverage model, protocol checker, tests/sequence library development
- Familiarity with L2/L3 Ethernet, VOIP, triple play testing is a must
- Digital design and RTL coding for various functional blocks related to power management, system management and security
- Creation of utility logic for emulating RTL in FPGA
- FPGA compile and necessary RTL modification
- Minimum 5-6 years of experience with Verilog a MUST
4
Design Verification Engineer Job Description
Job Description Example
Our company is searching for experienced candidates for the position of design verification engineer. We appreciate you taking the time to review the list of qualifications and to apply for the position. If you don’t fill all of the qualifications, you may still be considered depending on your level of experience.
Responsibilities for design verification engineer
- Create and enhance constrained-random and/or directed verification environments using System Verilog and UVM, or formally verify designs with SVA and industry leading formal tools
- Engage in gate level simulations, writing flow automation scripts, author test plans, write tests in native system Verilog or VMM/UVM based methodology for new features or new IP blocks that need to be verified
- Apply knowledge and understanding of system Verilog or equivalent object-oriented verification methodology for SOC verification
- Maintaining an awareness of current state of the art and competing technologies in the market
- Pre-silicon verification activities for baseband SoC and modem subsystems
- AXI, APB, Processors
- Design verification at RTL/Gate level, DV Coverage analysis, Coverage improvement at block and Chip level
- Design system level validation environments at multiple levels of abstraction analog parametrics, system level validation and device emulation
- Evaluate and characterize new ICs in the design lab
- Work with IC Design Engineers to fully establish IC performance
Qualifications for design verification engineer
- Knowledge of editing processes and audio/video equipment and studio set-up (lighting, backdrops, green-screen)
- Programming/scripting skills such as C, Perl, Python
- Experience architecting and creating test benches with standard verification languages
- Fluency with at least one programming language (Golang, Python/Perl, or similar)
- Ability to work well in a distributed team environment with lively debate
- Experience implementing automation infrastructure
5
Design Verification Engineer Job Description
Job Description Example
Our company is looking for a design verification engineer. If you are looking for an exciting place to work, please take a look at the list of qualifications below.
Responsibilities for design verification engineer
- Some experience with scripting languages such as Perl, Python, or TCL a plus
- C/C++ based SOC Verification
- UVM based testbench development
- Debugging RTL designs in Verilog and SystemVerilog
- Analyze and correlate with production tester data
- Design and layout of Printed Circuit Boards
- Debug and problem solve on a regular basis
- Technical review of engineering design
- Ongoing onshore examinations and assessments for offshore installations such as FPSOs, platforms, semi-submersibles and subsea
- Surveys, examinations, maintenance / inspection reviews and technical audits against Performance Standards and International Standards or Client Specifications
Qualifications for design verification engineer
- BE or MSEE with 10+ years of directly related industry experience in ASIC/SoC Verification
- Hands on experience and expert-level knowledge of advanced verification methodologies (OVM/UVM with System Verilog)
- Expert level knowledge of Coverage Driven Verification – Coverage Model design & implementation using HVLs
- Assertion based checks (PSL/SVA)
- Gate-level bring up
- 8+ years hands-on IC verification experience and a Bachelor’s degree in Electrical Engineering or related field